

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/706,457	11/12/2003	John G. Edelen	2003-0434.02	6755
21972	7590 12/15/	2005	EXAM	INER
	CINTERNATION	NGUYEN	NGUYEN, LAM S	
		LAW DEPARTMENT	ART UNIT	PAPER NUMBER
740 WEST 1 BLDG, 082-	NEW CIRCLE ROA.	D	2853	
	N, KY 40550-099	•	DATE MAIL ED 12/15/000	5

DATE MAILED: 12/15/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	10/706,457	EDELEN ET AL.	
Office Action Summary	Examiner	Art Unit	
	LAM S. NGUYEN	2853	١
 The MAILING DATE of this communication Period for Reply 	cation appears on the cover sheet wi	th the correspondence address -	•
A SHORTENED STATUTORY PERIOD FOTHE MAILING DATE OF THIS COMMUNION. - Extensions of time may be available under the provisions of after SIX (6) MONTHS from the mailing date of this common of the period for reply specified above is less than thirty (30). If NO period for reply is specified above, the maximum states are provided to the period for reply within the set or extended period for reply within the set or ext	CATION. of 37 CFR 1.136(a). In no event, however, may a nunication. of days, a reply within the statutory minimum of thirtutory period will apply and will expire SIX (6) MON will, by statute, cause the application to become AB	eply be timely filed y (30) days will be considered timely. THS from the mailing date of this communical ANDONED (35 U.S.C. § 133).	ıtion.
Status		·	
1) Responsive to communication(s) filed	d on		
	b)⊠ This action is non-final.		
3) Since this application is in condition f closed in accordance with the practic			s is
Disposition of Claims			
4) Claim(s) 1-22 is/are pending in the ap 4a) Of the above claim(s) is/are 5) Claim(s) is/are allowed. 6) Claim(s) 1-22 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restrict Application Papers 9) The specification is objected to by the 10) The drawing(s) filed on 12 November Applicant may not request that any object Replacement drawing sheet(s) including 11) The oath or declaration is objected to	e withdrawn from consideration. ion and/or election requirement. Examiner. 2003 is/are: a) accepted or b) tion to the drawing(s) be held in abeyanthe correction is required if the drawing	nce. See 37 CFR 1.85(a). (s) is objected to. See 37 CFR 1.12	
Priority under 35 U.S.C. § 119	- ,		
12) Acknowledgment is made of a claim f a) All b) Some * c) None of: 1. Certified copies of the priority of 2. Certified copies of the priority of 3. Copies of the certified copies of	documents have been received. documents have been received in A of the priority documents have been hal Bureau (PCT Rule 17.2(a)).	pplication No received in this National Stage	
Attachment(s)			
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (P's) Information Disclosure Statement(s) (PTO-1449 or Paper No(s)/Mail Date 02/06/04,11/12/03. 	TO-948) Paper No(s	Summary (PTO-413) s)/Mail Date nformal Patent Application (PTO-152) 	

Art Unit: 2853

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 1. Claims 1-2, 4-14, 16-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Axtell et al. (US 6439697) in view of Lambertson (US 5544103).

Referring to claims 1, 13:

Axtell et al. discloses an ink jet printhead having a semiconductor substrate (FIG. 1, element 11) for a micro-fluid ejecting device (FIG. 1, elements 21, 23), the substrate comprising: a plurality of fluid ejection devices (FIG. 1, elements 21, 23) disposed on the substrate (FIG. 1, element 11);

a plurality of driver transistors (FIG. 5, element 101) disposed on the substrate for driving the plurality of fluid ejection devices (FIG. 4-5: The switch 61 or equivalent transistor 101 is disposed on the substrate 11);

a memory matrix containing embedded memory devices (FIG. 5A, 6A, 7A:

Because the firing array includes rows and columns of firing cells each having a dynamic

memory unit 62, the firing array is considered as a memory matrix since it includes rows and

columns of dynamic memory units), the matrix being operatively connected to the micro-fluid

ejecting device (FIG. 4, element 21) for collecting and storing information on the semiconductor

substrate for operation of the micro-fluid ejecting device,

wherein the printhead is attached to a cartridge body having an ink supply source, wherein the printhead is in fluid communication with the ink supply source (column 1, lines 26-30) and also has a nozzle plate (FIG. 1, element 13) attached to the semiconductor substrate for ejecting ink therefrom upon activation of the ink ejection devices (Referring to claim 13).

Axtell et al., however, is silent wherein the memory matrix device and the memory devices are **programmable** that comprise transistors selected from the group consisting of PMOS and NMOS floating gate transistors (**Referring to claims 2, 4, 14, 16**), wherein the embedded programmable memory devices are programmable by applying a voltage of greater than about 8 volts for at least about 100 microseconds (**Referring to claims 6, 18**), wherein the memory matrix comprises more than 128 memory devices (**Referring to claims 5, 7**).

Lambertson discloses a an integrated circuit memory matrix having more than 128 programmable memory devices (cells) (column 1, lines 9-15 and column 39, lines 57-63), wherein each programmable memory device (cell) including transistors selected from the group consisting of PMOS and NMOS floating gate transistors (FIG. 3 and column 18, lines 5-15), wherein the embedded programmable memory devices are programmable by applying a voltage of greater than about 8 volts for at least about 100 microseconds (column 18, lines 21-47: During programming process, the voltage on the floating gate is 7-10V; column 35, lines 40-45: The time programming is from 2-200 microseconds).

Therefore, it would have been obvious for one having ordinary skill in the art at the time invention was made to replace the dynamic memory in the printhead disclosed by Alex et al. by the floating-gate programmable memory device as disclosed by Lambertson. The motivation for

Application/Control Number: 10/706,457 Page 4

Art Unit: 2853

doing so would have been to enable the density of memory cells to be increased as taught by Lambertson (column 1, lines 10-14).

• Referring to claims 7-8, 19-20: Axtell et al. is also silent wherein the embedded programmable memory devices will pass from about 10 to about 200 microamps of current at about 2 volts in a programmed state and less than 3 microamps of current in an unprogrammed state. Lambertson however also teaches that the memory device passes a current of 1-4mA under the voltage of 7-10V (column 35, lines 62-67) at the programmed state. Thus, at the voltage is about 2V, the current is about 0.3-0.8mA (300-800 microamps). During the unprogrammed state the current is less than 3 microamps (column 35, lines 47-52: 0.5-5 nanoamps). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to lower the current during the programmed state, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art.

• Axtell et al. also discloses the following claimed invention:

Referring to claims 9-12, 21-22: a layer (FIG. 1, elements 12-13) disposed adjacent the programmable memory matrix and comprises a material selected from the group consisting of a photoresist material, and a metal layer, said layer having ultraviolet light blocking properties, said layer having properties sufficient to block ultraviolet light having a wavelength below about 400 nanometers and a polyimide nozzle plate (FIG. 1, element 13 and column 4, lines 19-45: A plate of nickel or polymer material can block ultraviolet light having a wavelength below about 400 nanometers).

Art Unit: 2853

2. Claims 3 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Axtell et al. (US 6439697) in view of Lambertson (US 5544103), as applied to claims 1 and 13, and further in view of Thakoor et al. (US 4876668).

Axtell et al., as modified, discloses the claimed invention as discussed above but is silent wherein the embedded programmable memory devices have a memory density of greater than about 200 bits per square millimeter.

Thakoor et al. discloses a programmable memory having a plurality of memory cells arranged in a density of greater than about 200 bits per square millimeter (column 5, lines 63-68: Density of 10⁵bits/cm² is the same as 10⁵bits/mm²).

Therefore, it would have been obvious for one having ordinary skill in the art at the time invention was made to modify the memory devices disclosed by Axtell et al. to having a density greater than 200 bits per square millimeter as disclosed by Thakoor et al. since it has been held as well known in the art that the higher density would reduce the packing size of the memory or increase the capacity of the memory.

Contact Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to LAM S. NGUYEN whose telephone number is (571)272-2151. The examiner can normally be reached on 7:00AM - 3:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, STEPHEN D. MEIER can be reached on (571)272-2149. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/706,457

Art Unit: 2853

Page 6

Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

Information regarding the status of an application may be obtained from the Patent

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

LN 12/09/2005

> HAI PHAM PRIMARY EXAMINER

Hairli Phan